

- 1 -

RADIO COMMUNICATION APPARATUS AND METHOD HAVING  
AUTOMATIC FREQUENCY CONTROL FUNCTION

BACKGROUND OF THE INVENTION

The present invention relates to automatic frequency control methods in digital receivers and more particularly, to an automatic frequency control method  
5 applicable to even a digital receiver using a receiving signal of modulation type such as phase shift keying (PSK) or quadratic amplitude modulation (QAM).

In the receiver, an internal oscillator has an error in frequency and therefore, a detected signal  
10 suffers from a frequency error because of an error between a carrier wave frequency of a received signal and a frequency to be demodulated. Especially, in the digital receiver using the receiving signal of the PSK or QAM modulation type, a frequency error causes an  
15 error in demodulated data and hence, there is a need for automatic frequency control adapted to correct the frequency error.

Techniques for controlling frequency errors in radio communication apparatus are disclosed in JP-A-  
20 2000-324080, JP-A-9-246916, JP-A-11-308157 and JP-A-7-297779. Any of the conventional frequency error control techniques in radio communication apparatus could not afford to perform a frequency error correction operation capable of rapidly and accurately

converging the frequency to a correct frequency even in the event that frequency errors in a wide range take place in the receiving and transmitting apparatus.

#### SUMMARY OF THE INVENTION

- 5                   It is an object of the invention to provide an apparatus capable of rapidly controlling the frequency correction for frequency errors in a wide range in a radio communication apparatus and a method for the same.
- 10                   In frequency error detection and frequency control according to the invention, a frequency error is detected by utilizing known symbols other than a data signal contained in an input signal. At least two known symbols located at positions appreciably distant
- 15 from each other in a frame of the input signal are extracted therefrom. If any frequency shift is not caused in the input signal, the two known distant symbols are in constant phase relation and do not suffer from a phase shift (phase rotation).
- 20 Conversely, if a phase shift takes place between the two known distant symbols, there results the occurrence of a frequency shift. Accordingly, a phase shift between the two known symbols in the frame of the input signal represents a frequency shift in the input
- 25 signal. If the phase shift can be detected, the frequency shift in the input signal can be known. By controlling the frequency of a reference frequency

source of the receiving or transmitting apparatus in a direction in which the detected frequency shift can be made to be zero, the frequency error can be corrected.

When the distance or interval between the two  
5 known symbols is narrow, the wide range of frequency errors can be detected and the frequency can be converged to a target value at a high speed but the error correction accuracy is low. Conversely, with the distance between the two known symbols widened, the  
10 error detectable frequency range is small and the frequency is converged to a target value at a low speed but the error correction accuracy is high.

Accordingly, by using the high-speed and low-accuracy error detection and the low-speed and high-accuracy  
15 error detection in combination, frequency correction control can be implemented which exhibits high speed and high accuracy in a wide range of frequency errors.

In the present invention, a first symbol set containing at least two known different symbols and a  
20 second symbol set containing at least two known symbols and having a different symbol distance from that of the first symbol set are extracted from an input signal. Then, a frequency error of the input signal is detected on the basis of the extracted first and second symbol  
25 sets so as to detect a first frequency error and a second frequency error and any one of the outputs of first and second frequency error detection units is made to be selectable as a frequency error control

signal.

According to one embodiment of the invention, when the frame format of the input signal includes a known pilot signal, a data area of predetermined symbol  
5 length and a known synchronous word symbol area of predetermined symbol length, the first frequency error is detected on the basis of at least two synchronous word symbols in the synchronous word symbol area and the second frequency error is detected on the basis of  
10 the pilot signal and a single synchronous word symbol in the synchronous word symbol area.

Other objects, features and advantages of the invention will become apparent from the following description of the embodiments of the invention taken  
15 in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing an embodiment of a circuit for generating a frequency control signal in a principal part of a digital  
20 receiver practicing an automatic frequency control method according to the invention.

Fig. 2 is a block diagram of an example of a circuit for generation of a frequency control signal.

Fig. 3 is a block diagram showing an example  
25 of construction of a receiver of a base station in a radio communication system to which the invention is applied.

Fig. 4 is a block diagram showing an example of construction of a receiver of a terminal station in the radio communication system to which the invention is applied.

5            Fig. 5 is a diagram showing an example of a frame format of a signal to be transmitted.

            Figs. 6A, 6B, 6C, 6D and 6E are block diagrams showing different embodiments of a frequency error detection circuit according to the invention,  
10           respectively.

            Figs. 7A, 7B, 7C, 7D and 7E are graphical representations showing I-Q coordinates useful to explain a frequency error detection method according to the invention.

15           Fig. 8 is a signal timing chart for explaining the frequency error detection method according to the invention.

            Fig. 9 is a block diagram showing another embodiment of the circuit for frequency control signal  
20           generation provided with the frequency error detection circuit according to the invention.

            Fig. 10 is a block diagram showing an embodiment of a base station radio apparatus to which the invention is applied.

25           Fig. 11 is a block diagram showing an embodiment of a terminal station radio apparatus to which the invention is applied.

## DESCRIPTION OF THE EMBODIMENTS

Different methods for frequency error correction are adapted to the base station receiver and the terminal station receiver and will be described separately hereinafter.

Referring first to Fig. 3 showing, in block diagram form, an example of construction of a base station receiver, an automatic frequency control method in the base station receiver will be described.

10           A signal received from an antenna is inputted to a receiving signal input terminal 301 and then inputted to a radio frequency circuit 302. The received signal is a high-frequency signal in a radio band and the radio frequency circuit 302 converts the  
15 frequency of the received signal into an intermediate frequency capable being sampled by means of an A/D converter 303 so that an intermediate frequency signal may be supplied to the A/D converter. An oscillator 310 delivers to the radio frequency circuit 302 a  
20 signal of a reference frequency which is used as a reference signal for the frequency conversion. The A/D converter 303 samples and quantizes the received signal subjected to the frequency conversion to convert it into a digital signal which in turn is inputted to a  
25 quadrature detector 304.

The quadrature detector 304 converts the signal of intermediate frequency supplied from the A/D converter 303 into a baseband signal and supplies it to

a low-pass filter 305. The low-pass filter 305 has root roll-off characteristics and is adapted to eliminate unwanted frequency components from the received signal and then supply a resulting signal to a frequency corrector 306. The frequency corrector 306 corrects a frequency error due to an error of the oscillator 310 by using a frequency correction amount delivered out of a frequency controller 307 and supplies a corrected signal to a demodulator 308 and a buffer 311. The demodulator 308 demodulates the received signal by using timing information received from a timing synchronizer 312 and delivers a demodulated signal to a demodulated data output terminal 309.

15               The buffer 311 uses the timing information received from the timing synchronizer 312 to accumulate the output signal from the frequency corrector 310 starting with the head of frame of the output signal in a sequential order. The timing synchronizer 312  
20 detects the position of a synchronous word from the signal accumulated in the buffer 311 to thereby calculate a delay time of the received signal and supplies this delay time as representing the timing information to the demodulator 308 and buffer 311. In  
25 the demodulator 308 and buffer 311, the timing information inputted from the timing synchronizer 312 is reflected upon processes of the next and ensuing frames.

The frequency controller 307 detects a frequency error from the accumulated signal in the buffer 311 and controls the frequency correction amount for the frequency corrector 306 by using the detected  
5 error.

Turning now to Fig. 4 showing, in block diagram form, an example of construction of a terminal station receiver, an automatic frequency control method in the terminal station receiver will be described.

10 In the block diagram of Fig. 4, the receiving signal input terminal 301, radio frequency circuit 302, A/D converter 303, quadrature detector 304 and low-pass filter 305 are constructed identically to those of Fig. 3. The output of the low-pass filter 305 is delivered  
15 to a demodulator 308 and a buffer 311. The demodulator 308 demodulates a received signal by using timing information inputted from a timing synchronizer 312 and delivers a demodulated signal to a demodulation data output terminal 309.

20 The buffer 311 uses the timing information supplied from the timing synchronizer 312 to accumulate the output signal of low-pass filter 305 in order starting with the head of frame. The timing synchronizer 312 detects a timing from the signal  
25 accumulated in the buffer 311 and delivers timing information to the demodulator 308 and buffer 311.

A frequency controller 307 detects a frequency error from the signal accumulated in the



buffer 311 and uses the detected error to control the control voltage of a voltage controlled oscillator 403 through adder 401 and D/A converter 402. The adder 401 adds a reference value to the error calculated by the  
5 frequency controller 307 and delivers a sum signal to the D/A converter 402. The D/A converter 402 converts the digital value received from the adder 401 to an analog voltage which in turn is supplied to the voltage controlled oscillator 403.

10 In this manner, the oscillation frequency of the voltage controlled oscillator 403 is controlled and a frequency-controlled reference signal is applied to the radio frequency circuit 302, which in turn makes frequency error correction.

15 Prior to explaining the frequency control unit 307, the frame format of a receiving signal will be described with reference to Fig. 5.

In the digital radio communication system, a transmitting signal consists of a plurality frames each  
20 having a constant time interval. Depicted in Fig. 5 is an example of the frame format of a receiving signal. A ramp section (R) is a run-up section in which a gradual rise from a non-signal status takes place and typically, about 3 to 4 symbols are provided. A pilot  
25 symbol (P) is a known reference symbol for demodulation of a data area signal, having one symbol lying before, after or intermediately of the data area signal. In the example of Fig. 5, one symbol is provided on either

side of data area signals. A synchronous word (SW) is a known symbol for performing frame synchronization and typically, about 10 to 20 symbols are provided. A guard time (G) is a section for preventing interference  
5 between frames and no information is contained in this section. This section also serves as a section for ramp down in which a gradual fall to the non-signal status takes place and about 5 to 19 symbols are provided including 3 to 4 symbols for ramp down.

10           Returning to Fig. 2, details of the frequency controller 307 will be described.

The signal accumulated in the buffer 311 of Fig. 3 or 4 is inputted to a frequency error detection unit 201 through an input terminal 101. An example of  
15 the frequency error detection unit 201 is detailed in block form in Fig. 6A. Signals to be operated in respective blocks of the frequency error detection unit 201 are illustrated in the form of vectors in Figs. 7A, 7B, 7C, 7D and 7E where ordinate represents Q component  
20 and abscissa represents I component. Operation of the frequency error detection unit 201 will be described by making reference to Fig. 6A and Figs. 7A, 7B, 7C, 7D and 7E.

A complex multiplier 6011 calculates a  
25 complex product  $y_1 = x_1 s_1^*$  of the first symbol (assumed to be  $x_1$ ) of synchronous word area of the signal accumulated in the buffer 311 and a complex conjugate  $s_1^*$  of symbol pattern  $s_1$  of the synchronous word first

symbol and delivers a calculation result to a complex conjugate calculation circuit 602. Here, the complex conjugate means inversion between positive and negative of imaginary part and a complex conjugate of, for  
5 example,  $a = a_r + ja_i$  (where  $a_r$  and  $a_i$  are real numbers and  $j$  is the imaginary unit being  $j = \sqrt{-1}$ ) is  $a^* = a_r - ja_i$ .

Calculation of  $y_1$  is carried out to detect how much the phase of  $x_1$  of buffer 311 is rotated with respect to the symbol pattern  $s_1$ . To explain this  
10 calculation with reference to Figs. 7A and 7C, where the phase of  $x_1$  is  $\theta_{x1}$  and the phase of  $s_1$  is  $\theta_{s1}$  (see Fig. 7A), the phase of  $s_1^*$  is  $-\theta_{s1}$  and phase  $\theta_1$  of  $y_1 = x_1 s_1^*$  is  $\theta_1 = \theta_{x1} + (-\theta_{s1})$ , indicating that the phase  $\theta_1$  of  $y_1$  represents the phase difference between  $x_1$  and  $s_1$ .

15 A complex multiplier 6012 calculates a complex product  $y_2 = x_2 s_9^*$  of the ninth symbol (assumed to be  $x_2$ ) of synchronous word area of the signal accumulated in the buffer 311 and a complex conjugate  $s_9^*$  of symbol pattern  $s_9$  of the synchronous word ninth  
20 symbol and delivers the product to a complex multiplier 6013.

The calculation of  $y_2$  is depicted in vector diagrams of Figs. 7B and 7D, indicating phase  $\theta_2$  of  $y_2$  represents the phase difference between  $x_2$  and  $s_9$ .

25 The complex calculation circuit 602 calculates a complex conjugate of  $y_1$  delivered out of the complex multiplier 6011 and supplies a calculation result to the complex multiplier 6013.

The complex multiplier 6013 calculates a complex product  $d=y_2y_1^*$  of  $y_2$  representing the output of the complex multiplier 6012 and  $y_1^*$  representing the output of the complex conjugate calculation circuit 602  
5 and supplies a calculation result to a phase detection circuit 603.

To explain the calculation of  $d$  with reference to a vector diagram of Fig. 7E, where the phase of  $y_2$  is  $\theta_2$  and the phase of  $y_1^*$  is  $-\theta_1$ , phase  $\phi$  of  
10  $d$  is  $\phi=\theta_2+(-\theta_1)$ , indicating that the phase  $\phi$  represents the phase difference between  $y_1^*$  and  $y_2$ .

When no frequency error occurs in the receiving signal, the above  $\theta_1$  and  $\theta_2$  satisfy  $\theta_1=\theta_2$  but a frequency error takes place in the receiving signal,  
15 the phase of the receiving signal rotates by a constant angle every unit time to cause a phase difference between  $\theta_1$  and  $\theta_2$ , which phase difference is proportional to the frequency error.

The phase detection circuit 603 detects the  
20 phase  $\phi$  of  $d$  delivered out of the complex multiplier 6013 to supply the phase  $\phi$  ( $\phi_1$  in Fig. 6A) to a positive/negative decision circuit 107 of Fig. 2.

The positive/negative decision unit 107 decides positive/negative of the phase shift amount  $\phi$   
25 detected by the frequency error detection unit 201 to deliver to an accumulator 108 "+1" if  $\phi>\phi_0$ , "-1" if  $\phi<-\phi_0$  and "0" if  $|\phi|\leq\phi_0$ , where  $\phi_0$  is 0 or a positive constant.

The accumulator 108 incorporates a memory for holding the output value and is reset to "0" during making time of power supply. The accumulator 108 adds a value  $\Delta P$  to the value of the internal memory when  
5 "+1" is inputted from the positive/negative decision unit 107, subtracts the value  $\Delta P$  from the value of the internal memory when "-1" is inputted and keeps the value of the internal memory intact when "0" is inputted. Subsequently, the value of the internal  
10 memory is supplied to the frequency corrector 306 of Fig. 3 or the adder 401 of Fig. 4. The value  $\Delta P$  is a constant to be added to or subtracted from the internal memory and is set in compliance with a desired convergent speed.

15 Referring now to Fig. 8, the method for frequency error detection and frequency control signal generation will be described in greater detail. A timing chart of Fig. 8 illustrates output signals of frequency error detection unit 201, positive/negative  
20 decision unit 107 and accumulator 108, respectively, indicating at (a) a receiving signal, at (b) an output value of phase shift amount  $\phi$  of frequency error detection unit 201, at (c) a positive/negative decision value delivered from the positive/negative decision  
25 unit 107 to the accumulator 108, at (d) an integrated value inside the accumulator 108 and at (e) a frequency correction amount inputted to the frequency corrector 306 of Fig. 3 or the adder 401 of Fig. 4.

Since the phase shift amount  $\phi$  at (b), the positive/negative decision output at (c) and the integrated value at (d) are calculated immediately after the synchronous word in the center of the frame is inputted, the individual values at (b) to (d) are delivered at timings 801-1, 801-2,  $\dots$  801-N-1, 801-N and 801-N+1. N is a positive integer number.

Fig. 8 shows a case where the frequency error is positive. The phase shift amount  $\phi$  at (b) detected at timing 801-1 in frame 1 is  $\phi > \phi_0$  and as a result, the positive/negative decision output at (c) is +1, and  $+\Delta P$  is added to the integrated value at (d). The integrated value at (d) is reflected upon the frequency correction amount at (e) at timing 802-2 coincident with the head of the next frame, so that the frequency of the receiving signal is corrected. The frequency correction herein is carried out so as not to correct the detected error at a time and consequently, the frequency error still remains at timing 802-1 and the detection of phase shift amount  $\phi$ , positive/negative decision, integration and correction are repeated through frame 2, frame 3  $\dots$ .

At timing 801-N in frame N, the detection value of phase shift amount  $\phi$  satisfies  $\phi = \phi_0$ , with the result that the positive/negative decision output at (c) becomes 0, the integrated value at (d) converges and the frequency correction amount at (e) also converges at frame N and ensuing frames.

In the frequency error detection unit 201, the frequency error is detected on the basis of the phase shift amount between two known symbols and therefore the detectable range is such a range that the absolute value  $|\phi|$  of phase shift amount  $\phi$  between the two symbols used is not greater than 180 degrees.

For example, when in a radio system having a radio frequency of 60MHz and a symbol rate of 11.25kHz, the permissible frequency shift is  $\pm 3\text{ppm}$ , a maximum frequency error of  $\pm 360\text{Hz}$  is conceivable (if there are a shift  $\pm 3\text{ppm}$  on the transmitting side and a shift  $\pm 3\text{ppm}$  on the receiving side, the maximum shift is  $\pm 6\text{ppm} = \pm 360\text{Hz}$ ) and with the frame format of Fig. 5, two symbols of the synchronous word (SW), for example, the first symbol and the ninth symbol (an interval therebetween is 8 symbols) are used to permit detection of the maximum phase shift  $180^\circ$ , that is, up to a maximum frequency shift of  $11.25\text{kHz} \times (180^\circ / 360^\circ) / 8 \text{ symbols} = 703\text{Hz}$ .

The input signal is affected by distortion due to a group delay of the filter inside the radio frequency circuit and a multi-path of propagation path so as to cause the receiving signal to contain distortion. For example, if an error of  $5^\circ$  is contained in a detected phase shift amount  $\phi$  owing to that distortion (detected in terms of a phase shift amount between 8 symbols), an error of  $11.25\text{kHz} \times (5^\circ / 360^\circ) / 8 \text{ symbols} = 19.5\text{Hz}$  is caused in frequency error

correction.

In the case of a receiving signal of  $\pi/4$  shift QPSK modulation type, demodulation is carried out on the basis of the phase difference from the preceding symbol and with the aforementioned frequency error, an error of  $5^\circ/8$  symbols= $0.625^\circ$  per symbol is caused which affects substantially negligibly.

But, when the automatic frequency control is applied through the method set forth so far to the digital receiver using a receiving signal of PSK or QAM modulation type, the absolute phase (in the case of QAM, both the absolute phase and the absolute amplitude) is needed and in the presence of the aforementioned error, the phase is rotated, for example, by  $0.625^\circ \times 64$  symbols= $40^\circ$  during demodulation of a data area signal of 64 symbols, with the result that the sign decision sometimes becomes erroneous and demodulation fails to proceed.

An embodiment of frequency control according to the invention effective to solve the problem as above will be detailed hereunder.

Returning to Fig. 1, there is illustrated, in block diagram form, an embodiment of the frequency controller forming a principal part of the digital receiver practicing the automatic frequency control method according to the invention.

In Fig. 1, a first frequency error detection unit 103 detects a phase shift amount  $\phi_1$  between two



symbols (for example, the first symbol and the ninth symbol) of synchronous word from the buffer 311 of Fig. 3 or 4 and supplies it to a terminal a of switch 106 and a selection decision unit 105.

5           A second frequency error detection unit 104, on the other hand, detects a phase shift amount  $\phi_2$  between a pilot symbol and one symbol of synchronous word (for example, a pilot symbol immediately after the ramp section and the first symbol of synchronous word)  
10 from the buffer 311 of Fig. 3 or 4 and delivers it to a terminal b of the switch 106.

For example, as the first frequency error detection unit 103, the circuit described previously in connection with Fig. 6A can be utilized. Also, the  
15 circuit shown in Fig. 6B can be used as the second frequency error detection unit 104. The Fig. 6B circuit differs from the Fig. 6A circuit in that the input signal consists of the pilot signal and the first symbol of synchronous word symbol area, with its  
20 operation being essentially identical to that of Fig. 6A circuit and not being described herein.

In case two symbols  $x_1$  and  $x_2$  of the input to each of the frequency error detection units of Figs. 6A and 6B are distant from each other by  $n$  symbols ( $n$ :  
25 integer number), the value  $n$  may preferably be selected to the power of 2 to facilitate the circuit design.

The selection decision unit 105 compares an absolute value  $|\phi_1|$  of the output value  $\phi_1$  of first

frequency error detection unit 103 with a preset positive integer  $\phi_{th}$  to control the switch 106 such that terminals b and c of the switch 106 are connected to each other when  $|\phi_1| \leq \phi_{th}$  stands but the terminals a and c are connected together when  $|\phi_1| > \phi_{th}$  stands.

The switch 106 follows the control by the selection decision unit 105 to deliver to the positive/negative decision unit 107 any one of the output value  $\phi_1$  of first frequency error detection unit 103 and the output value  $\phi_2$  of second frequency error detection unit 104.

Operation of the accumulator 108 is the same as that explained in connection with Fig. 2 and its description will be omitted herein.

The preset positive constant  $\phi_{th}$  is a threshold value for switching between the output value  $\phi_1$  of first frequency error detection unit 103 and the output value  $\phi_2$  of second frequency error detection unit 104 and is selected to be a value smaller than an absolute value of output value  $\phi_1$  detected by the first frequency error detection unit 103 and corresponding to a maximum frequency error detectable by the second frequency error detection unit 104. In other words, the frequency error is detected with the second frequency error detection unit 104 as far as possible and if impossible, the frequency error detection is carried out with the first frequency error detection unit 103.

For example, where, in Fig. 5, the first half of data area signal is of 63 symbols, the first symbol and ninth symbol in synchronous word are used for phase shift amount detection in the first frequency error  
5 detection unit 103 (detection of a phase shift amount over 8 symbols) and a pilot symbol immediately after the ramp section and the first symbol of synchronous word are used for phase shift amount detection in the second frequency error detection unit 104 (detection of  
10 a phase shift amount over 64 symbols), the maximum frequency error detectable with the second frequency error detection unit 104 is  $11.25\text{kHz} \times (180^\circ/360^\circ)/64$  symbols = 87.9Hz and at that time, the detection value of  $\phi_1$  in the first frequency error detection unit 103 is  
15  $180^\circ \times (8 \text{ symbols}/64 \text{ symbols}) = 22.5^\circ$ . Then, with a view to preventing erroneous operations, the  $\phi_{th}$  is assigned with a value smaller than  $22.5^\circ$ , for example, half of the value amounting to  $11.25^\circ$ . In other words, when the frequency error is smaller than 43.9Hz, automatic  
20 frequency control is carried out with the second frequency error detection unit 104 and in other cases, automatic frequency control is performed with the first frequency error detection unit 103.

Immediately after the start of operation, the  
25 frequency error is large and so the first frequency error detection unit 103 is used for control but when the frequency error converges to within  $\phi_{th}$ , switching to the second frequency error detection unit 104 is

done to permit highly accurate and rapid frequency control.

In this manner, even in the presence of distortion in the input signal, the frequency control  
5 can be performed using the second frequency error detection unit 104 eventually unless an error of  $\phi_1$  due to distortion exceeds  $\phi_{th}$  and as a result, the error in frequency control due to distortion can be alleviated. For example, when the input signal has an error of  $5^\circ$   
10 in phase, an error detected by the second frequency error detection unit 104 is  $11.25\text{kHz} \times (5^\circ/360^\circ)/64$  symbols =  $2.44\text{Hz}$  and the phase shift amount during demodulation of the first half of data area amounts to  $5^\circ$ .

15 Accordingly, the present embodiment can be applicable to the digital receiver of PSK or QAM modulation type for performing demodulation by using the absolute phase (or both the absolute phase and the absolute amplitude) so as to permit demodulation.

20 As described above, by performing the automatic frequency control through the use of the second frequency error detection unit of high detection accuracy when the frequency error detection value is small and through the use of the first frequency error  
25 detection unit 103 of broad detection range in other cases, the frequency control can be done for a wide range of frequency errors and at the same time errors in frequency can be mitigated.

Referring now to Figs. 6C, 6D and 6E and Fig. 9, another embodiment of the frequency error detection unit previously described by making reference to Figs. 6A and 6B will be described.

5           An example of internal construction of the first frequency error detection unit 103 in Fig. 1 is illustrated in Fig. 6C. The internal construction and operation of a block 103 in Fig. 6C are the same as those in Fig. 6A and will not be described herein. The  
10 frequency error detection unit of Fig. 6C differs from Fig. 6A in that a switch unit 604 for selection of synchronous word symbol is interposed between the buffer 311 and the input of frequency error detection unit 103. The switch unit 604 can select two  
15 desired synchronous words of synchronous word symbol area. Accordingly, by desirably selecting the symbol interval or distance between two input synchronous word symbols  $x_1$  and  $x_2$  by means of the switch unit 604, the detection accuracy and frequency correction speed of  
20 first frequency error detection unit 103 can be set to suitable values the user desires.

Fig. 6D shows an example of internal construction of the second frequency error detection unit 104 shown in Fig. 1. The internal construction  
25 and operation of a block 104 are the same as those in Fig. 6B and will not be described herein. The frequency error detection unit of Fig. 6D differs from Fig. 6B in that a switch unit 605 for selection of

synchronous word symbol is interposed between the buffer 311 and the input of frequency error detection unit 104. The switch unit 605 can select one desired synchronous word of synchronous word symbol area.

5 Accordingly, by desirably selecting the symbol distance between two input synchronous word symbols  $x_1$  and  $x_2$  by means of the switch unit 605, the detection accuracy and frequency correction speed can be set to suitable values the user desires.

10 Referring now to Fig. 6E and Fig. 9, an example will be described in which both the first and second frequency error detection units 103 and 104 in Fig. 1 are implemented with a single frequency error detection unit 203. An example of internal  
15 construction of the frequency error detection unit 203 is illustrated in Fig. 6E. Internal construction and operation of a block 203 in Fig. 6E are the same as those of the block 103 in Fig. 6A and will not be described herein. The frequency error detection unit  
20 203 of Fig. 6E differs from Fig. 6A in that a switch unit 606 for selecting the pilot signal and the first symbol of synchronous word symbol area is interposed between the buffer 311 and the input of frequency error detection unit 203. When the first synchronous word  
25 symbol of synchronous word symbol area is selected with the switch unit 606, the symbol distance between two input synchronous word symbols  $x_1$  and  $x_2$  is identical to that in the case of Fig. 6A and the same output as that

of the first frequency error detection unit 103 can be obtained. On the other hand, when the pilot signal is selected by means of the switch unit 606, the symbol distance between two input synchronous word symbols  $x_1$  and  $x_2$  is identical to that in the case of Fig. 6B and the same output as that of the second frequency error detection unit 104 can be obtained. Accordingly, by transferring the switch unit 606, two frequency error signals  $\phi_1$  and  $\phi_2$  can be obtained.

Turning to Fig. 9, there is illustrated, in block diagram form, an embodiment of a frequency control signal generating apparatus using the frequency error detection unit 203. In Fig. 9, components other than the switch unit 606 and frequency error detection unit 203 are constructed identically to those in Fig. 1 and will not be described herein.

Referring now to Figs. 10 and 11, embodiments of the base station radio apparatus and terminal station radio apparatus according to the invention will be described.

An example of construction of the base station radio apparatus is illustrated, in block diagram form, in Fig. 10. A shared send-receive unit 902 enables an antenna 901 to be used in common to transmitting and receiving operations. A receiving signal received by the antenna 901 is delivered to a receiving radio frequency circuit 302 (radio frequency circuit in Fig. 3) through the unit 902. The receiving

radio frequency circuit 302 converts the frequency of the received signal in the form of a radio-frequency signal in radio band into an intermediate frequency capable of being sampled by an A/D converter 303 and  
5 the frequency-converted signal is converted into a digital signal by means of the A/D converter 303. An oscillator 310 supplies to the receiving radio frequency circuit 302 a signal of reference frequency which is used as a reference signal for the frequency  
10 conversion. The A/D converter 303 samples and quantizes the frequency-converted, received signal to convert it into a digital signal which in turn is delivered to a receiving demodulator 904. The receiving demodulator 904 demodulates the signal  
15 received from the A/D converter 303 and delivers demodulated data to a demodulated data output terminal 309.

A transmitting modulator 905 generates a baseband signal on the basis of data inputted from a  
20 modulation data input terminal 909 and the generated baseband signal is converted into an analog signal by a D/A converter 906. The analog signal is inputted to a transmitting radio frequency circuit 907 and the transmitting radio frequency circuit 907 converts the  
25 frequency of the signal in baseband zone received from the D/A converter 906 into a signal of radio frequency band which in turn is supplied to a power amplifier 908. The power amplifier 908 amplifies the power of



the signal received from the transmitting radio frequency circuit 907 and delivers a resulting signal to the antenna 901 through the sharer 902.

The signal outputted from the oscillator 310  
5 is inputted to both the receiving radio frequency circuit 302 and the transmitting radio frequency circuit 907.

The receiving demodulator 904 and transmitting modulator 905 are processed by a DSP  
10 (Digital Signal Processor) 903 and software for controlling the same.

Turning to Fig. 11, an example of construction of the terminal station radio apparatus is illustrated in block form. Excepting a voltage  
15 controlled oscillator 403 and a D/A converter 402, the Fig. 11 apparatus is structurally identical to the base station apparatus of Fig. 10. In the terminal station radio apparatus in Fig. 11, a frequency error of a receiving signal is detected inside a receiving  
20 demodulator 1001 and the voltage controlled oscillator 403 is controlled through the D/A converter 402 so as to make the error small. An output signal of the voltage controlled oscillator 403 is supplied to both the receiving radio frequency circuit 302 and the  
25 transmitting radio frequency circuit 907 and therefore, in the terminal station radio apparatus, the frequency of a transmitting signal can be controlled so as to follow the frequency error detected from the receiving

signal delivered out of the base station.

According to the invention, the automatic frequency control method can be obtained which can control frequency errors in the wide range and can  
5 reduce the frequency error.

It should be further understood by those skilled in the art that although the foregoing description has been made on embodiments of the invention, the invention is not limited thereto and  
10 various changes and modifications may be made without departing from the spirit of the invention and the scope of the appended claims.